

Notice of References Cited	Application/Control No. 10/733,153		Applicant(s)/Patent Under Reexamination STEISS ET AL.	
	Examiner William M. Treat		Art Unit 2181	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-2001/0032307	10-2001	ROHLMAN et.al.	712/219
*	B	US-2002/0062435	05-2002	NEMIROVSKY et al.	712/7
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Regnier et al., "ETA: Experience with an Intel/spl reg/Xeon/spl trade/processor as a Packet Processing Engine, Proceedings of the 11th Symposium on High Performance Interconnects, IEEE, Aug. 20-222003, pp. 76-82.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.